
Embedded Insiders – Episode #15 – Is RISC-V Risky Business?
About this episode
Researchers at Princeton recently found memory consistency errors in the RISC-V instruction set architecture (ISA), an extensible, open-source ISA spawned out of academia that is being adopted by industry in the development of everything from Internet of Things (IoT) microcontrollers (MCUs) to data center processors. While certain media outlets have sensationalized these findings, the Embedded Insiders ask Rick O’Connor, Executive Director of the RISC-V Foundation for the real scoop. As you’ll hear, there are far fewer errors than originally reported, and those that exist apply to more complex instantiations of the ISA for multicore devices that have yet to be realized in silicon. Meanwhile, the power of the open source community has been applied to address the issue.
For more information, visit embeddedcomputing.com
Get every episode summarized
Each time Embedded Insiders publishes, we email you a written briefing from the transcript — the topics, who appeared, and any specific claims, with the ad reads skipped.
Email me new episodesFree for 3 shows. No card needed.
Hosts & guests
No transcript yet
This episode has not been transcribed. Request it and it moves to the front of the queue.
More episodes
More from Embedded Insiders

Implementing AI on RISC-V & Defining What We Really Mean by “AI”
Embedded Insiders

The Next-Generation of Flexible & Unified IoT Connectivity
Embedded Insiders

From Software to Hardware: Rethinking the Edge AI Landscape
Embedded Insiders

Sustainable IoT: Why Ambient IoT Should Power the Future
Embedded Insiders